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ABSTRACT
Bhagavatula, Srikar Ph.D., Purdue University, May 2015. Fine-grained Energy and
Thermal Management using Real-time Power Sensors . Major Professor: Byunghoo
Jung.
With extensive use of battery powered devices such as smartphones, laptops and
tablets energy eciency has become a critical design criterion in today's System on
Chip (SoC) designs. Although shrinking device sizes helped to lower production costs
and enabled faster computing, they also resulted in continued rise in power densities.
As a result, signicant new challenges have appeared in system reliability (due to
thermal failures) and feasibility (due to cooling costs).
Techniques such as Dynamic Voltage and Frequency Scaling (DVFS), activity
migration, power gating, clock gating and fetch toggling have been proposed to reduce
power densities and increase energy eciency. Such techniques require real-time
information such as workload, temperature, power etc. for which thermal sensors
and hardware performance counters are deployed.
However, temperature sensors have slow response times and cannot reliably predict
future workloads without resorting to computationally intensive algorithms. Hard-
ware performance counters on the other hand, are only proxy measures of dynamic
power and cannot account for static power and variations in ambient conditions.
In this dissertation, novel sensors for concurrent and fast estimation of power
and temperature, with simple calibration schemes for improved accuracy have been
proposed. Occupying less than 0.01mm2 on-chip area, these sensors consume less than
200mW and provide fast response within 100ns, which is a signicant advancement of
state-of-the-art in sensors. This sensors is then deployed in multi-core environments
xii
employing DVFS and activity migration to evaluate, and quantify their performance
vis-a-vis Hardware Performance counters and temperature sensors.
11. INTRODUCTION
1.1 Energy and Thermal management
Reducing power consumption is one of the most important design goals for elec-
tronics. Between 2005 and 2010, electricity consumed by data centers alone grew
36% in USA and 56% worldwide. Computing nodes consume most of this energy
in the datacenters, and amongst computing nodes, CPU is the biggest consumer of
energy [1]. Rapid growth in the use of mobile platforms for social networking and
high denition media sharing has put greater demands on the performance of mobile
processors used in devices such as tablets, smartphones and laptops at far higher
energy eciencies Table. 1.1. The quest for longer up-times of such devices has seen
signicant eorts spent into reduction of power consumption. At the same time, as
some of the computing is o-shored to remote servers, cloud storage and data centers
also face an ever increasing load.
Higher power dissipations in these servers result in higher temperatures, mandat-
ing more aggressive cooling solutions. Power (including cooling costs) has often been
cited as the largest contributor to expenditures in the maintenance of data center
farms [2]. Therefore, power has emerged as the dominant design criterion, and it
is critical to reduce power consumption [3]. [4] suggests that even though eorts at
reducing power consumption have been moderately successful, continued increase in
device densities resulted in rising power densities and chip temperatures.
2Table 1.1: Evolution of Intel R cpus from 2005 to present
2-core Xeon Pentium 780M i5-4300U Xeon E5-2695v3
Release Date 2005 2005 2013 2014
Core Frequency 3GHz 2.2GHz 1.9-2.9GHz 2.3-3.3 GHz
Technology 90nm 90nm 22nm 22nm
Die Size 162mm2 87mm2 181mm2 662mm2
Cores 2 1 2 14
Transistor count 338 million 144 million 1.3 billion 5.7 billion
Passmark 777 502 3757 21123
TDP 135W 34W 15W 120W
Deployment Server Mobile- Laptop Mobile- Tablet Server
1.1.1 Reliability
With rising temperatures, more design eort is expended to meet performance
goals at higher temperatures. At the same time, rising chip temperatures also oer a
serious challenge to system reliability through the following mechanisms
ElectroMigration - Deformation of metal interconnects leading to shorts and dis-
connects as a result of the transfer of momentum from electrons to the lattice [5].
The mean time to failure (MTTF) for this mechanism is given by
MTTFEM =
AEM
(J   Jc)n e
Ea
kBT (1.1)
where AEM is an empirical constant, J is current density in the interconnect, Jc is
the threshold current density for failure, kB is the Boltzmann's constant, Ea is the
activation energy for electromigration and T is the temperature.
3Time dependent Dielectric breakdown - is a wear-out mechanism of the gate di-
electric due to electric eld and temperature which results in formation of conductive





where gis a eld acceleration parameter, Eox is the electric eld across the dielectric,
ATDDB is an empirical constant and Eb is the activation energy for TDDB.
Thermal cycling - large temporal variations in temperature on a given spatial
location are known as thermal cycles. Such cycling can result in plastic deformation
that accumulate over time leading to fatigue, cracks, fractures, shorts and other
failures between metal and dielectrics [7]. Expected number of thermal cycles to
failure is given by
Nf = Co[C1(Tmax   Tmin)  C2(Tavg;s   Tmold)] q (1.3)
where Tmold is the molding temperature of the package process, Tmax-Tmin is the am-
plitude of the thermal cycles, Tavg,s is the average temperature. Earlier only the cycles
arising out of switching between sleep and active states were considered large enough
to result in failure [8], However, with shrinking device sizes, even run-time character-
sitics of the workloads can result in large temporal variations in power densities and
therefore, thermal cycles with large amplitudes.
The individual and cumulative eects of temperature on failure rate are formulated
as the Arrhenius equation
Tf = A  e
EA
kB T (1.4)
where A is an empirical constant, EA is the activation energy for cumulative stress
mechanisms.
On the other hand, leakage current in semiconductor systems can be formulated
as [9], [10]
Ileak / T 2  e
Vdd
T (1.5)
At lower technology nodes, as the leakage power becomes comparable to the dynamic
power, it can contribute to signicant increase in chip temperatures, which leads to
4a further increase in the leakage current. This phenomenon is known as thermal
runaway which can be catastrophic.
Hence, it is imperative that thermal management aims to reduce hotspots, manage
spatial skews in temperature and to reduce both the frequency and the amplitude of
thermal cycling. Although thermal and energy management policies may, at times,
result in dierent localized directives, reducing the overall power consumption is a
common end-goal.
























Fig. 1.1.: Projected Supply and threshold voltage scaling (ITRS 2007) [11].
1.2 Power Reduction Techniques
Power consumption in digital circuits can be modelled as [13]
P = C  V 2dd  f + I^sc  Vdd + Ileak  Vdd (1.6)
Improvements in power consumption, therefore, target one of the various parameters
appearing in this equation - power supply (Vdd), frequency of operation (f), device
capacitance (C), leakage currents (Ileak), or the average short circuit current (I^sc).


































Fig. 1.2.: Trend of leakage and active power in scaled technologies [12].
Device scaling in semiconductor technologies allowed us to reduce power consump-
tion by reducing parasitic capacitances. However, Vdd and switching frequency f
directly trade-o with performance. Hence, reducing either would result in reduced
power consumption only at the cost of performance. Architectural improvements,
better pipeling, parallelization etc. add design complexity, but make design at lower
frequencies and supply voltages possible without reducing performance. Threshold
voltage scaling allows design at lower Vdd by increasing overdrive. However, increasing
leakage power in sub-90nm technologies (Fig. 1.2) has curtailed Vt scaling resulting
in reduced overdrives (Fig. 1.1). Multiple-Vt CMOS devices and identication of
critical paths to use low-Vt transistors to improve performance, while using high-Vt
transistors to reduce leakage elsewhere are some strategies to counter these issues.
Similarly, some system-level power management techniques have evolved to counter
these issues and lower power consumption at reduced loss in performance.
Power Gating is a methodology to recongure the system on-the-y and reduce the
static current being leaked by idle blocks. This technique relies on sleep transistors
i.e very large MOSFETs operating in linear region between the supply rails and the
6(a) Active (b) Power gating of individual blocks
(c) Gated clock tree (d) Full chip on stand-by
Fig. 1.3.: Sleep states [14].
circuit blocks, essentially creating virtual power supply nets. However, once power is
gated to a circuit block, power-up requires nite time. This is referred to as "wake-up
latency". Wake-up latency often trades-o directly with leakage savings. Multiple
sleep-states with varying degrees of latencies are available in today's microprocessors
[15] (Fig. 1.3).
As switching power is proportional to V2, reduction of power supply results in


















Fig. 1.4.: Dynamic Voltage and Frequency scaling
tion of voltage supply in run-time, known as Dynamic Voltage scaling was proposed
as a method for thermal management [7]. In synchronous circuit designs, clock gat-
ing is a popular method to reduce dynamic power consumption. Clock to inactive
logic circuits is turned o to save on switching power consumed in clock trees [18].
When stopping the entire clock tree is not feasible, fetch gating is used to prevent
instruction activity through the pipeline or a more ne-grained version known as
"Local toggling" is used in some low power states [19]. On the other hand, Dynamic
Frequency Scaling (DFS) tunes the clock frequency according to workload, ensuring
lower power consumption at lighter workloads [20]. Circuits can operate with lower
supply voltages at slower switching frequencies. Taking advantage of lighter work-
loads, speed scaling is combined with voltage supply reduction, to obtain cubic power
reduction in Dynamic Voltage and Frequency Scaling [21] that either of DVS or DFS
alone cannot attain Fig. 1.4.
With the advent of multi-core and many-core processors, activity or thread mi-
gration has become one of the most important techniques to manage temperature
and workload [22] (Fig. 1.5). Asymmetric microprocessors have introduced dierent
8Fig. 1.5.: Activity migration
types of cores, where some are inherently more ecient at execution of a particular
class of tasks (e.g oat calculations). In such environments, activity migration is also








Fig. 1.6.: System-level techniques for reducing power consumption.
Such techniques depend on real-time feedback from sensors for temperature, power
and workload data, and tune the system accordingly (Fig. 1.7). As a result, signicant
improvements in yield can be obtained with a much lower design eort [24]. Control
knobs used to tune system performance in real-time include frequency synthesizers,
voltage regulators, multiple cores etc. On-chip regulators [25] and Phase-Locked
Loops [26] can achieve transition times in the order of tens of nanoseconds. Copying

















Fig. 1.7.: Online calibration for better yield [24].
[23], and today's scheduling algorithms converge in a few hundreds of cycles. However,
even state-of-the-art sensors suer from slow reponse times in the order of tens of
microsecond to a few millisecond. Therefore, this dissertation focuses on designing
better sensors with higher accuracy and faster response times.
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2. CHALLENGES IN ESTIMATION OF POWER
Some scoping techniques that employ a separate voltage supply for monitors to sam-
ple power consumption have been presented [27]. Current supplied through the pri-
mary supply voltage is sampled at the rate of a few kHz and estimated accordingly.
However, in most microprocessors and digital circuits, the clock rate can vary from
hundreds of MHz to a few GHz. A sampling rate of kHz cannot ensure that impor-
tant events such as occasional spikes in power consumption are captured. On the
other hand, increasing the sampling rate to capture such events, results in signicant
power overheads. Similarly, the need for a separate voltage supply results in area
overhead and the inability to obtain block-level power estimates. An on-chip current
sensor has also been developed for battery management [28]. In this sensor, a small
resistance is introduced in the path of the supply current and the voltage drop across
this resistance is sampled by an ADC at the rate of 200S/s. In addition to the slow
response time of this current sensor, it also occupies signicant area (1mm2) and
therefore cannot be replicated for block-level, ne-grained power management.
Signicant eorts have been devoted to modeling power consumption using sim-
ulated circuit models. These models can be generated with varying level of detail
which trade-o accuracy with computational overhead. Hardware Performance Coun-
ters (HPCs) are sets of registers built into the microprocessor to count performance
events such as Instructions exected per cycle (IPC), data dependencies, Instruction
Cache Misses and Translation lookaside Buer (TLB) misses. These are t into lin-
earized, architecture-dependent power models [29]. As various design options can
be evaluated without building real hardware, modeling is an extremely useful tool.
However, modeling and simulation also have one major drawback: the power con-
sumption from modeling or simulation must be validated using experimental data.
In other words, modeling and simulation cannot replace measurement. Estimation
11
accuracy also depends on the choice of counters, representative benchmarks used to
formulate relationships between HPCs and actual power consumption. Moreover,
power consumption may vary widely with ambient operating conditions like the sup-
ply voltage or on-chip temperature which cannot be expected to remain constant.
Hence, simulation data may not display one-to-one correlation with each individual
chip at every given ambient operating condition, resulting in the need, once again,
for real measurements. Moreover, these HPCs are only accurate in estimating power
averaged over 10,000 or more cycles and the errors in estimating dynamic power con-
sumption can be as high as 40% [30], [31]. In addition, on-chip temperatures can
cause signicant errors in the estimated power values and often an on-chip tempera-
ture sensor becomes an essential foil for these performance counters.












Fig. 2.1.: Inherent lag in temperature sensors based thermal management.
Thermal sensors have widely been deployed in high-performance processors [32]-
[33]. But thermal sensors cannot replace power sensors for the following reasons:
1) Rising temperatures are the consequences of power consumption with signi-
cant delay (in the order of few milliseconds). Thus, by the time temperatures
12
Fig. 2.2.: Diusion of heat along surface in a multi-core environment.
rise, excessive power has already been consumed. In other words, temperature
sensors have poor temporal resolution (Fig. 2.1).
2) Temperatures at thermal sensors depend on ambient temperatures and are af-
fected by cooling. Aggressive cooling may keep sensed temperatures low even
though power consumption is high. Similarly, at cold ambient conditions, high
power consumption may not trigger power management functions whereas at
higher ambient temperatures, it may be triggered earlier.
3) A power-reduction technique may be applied to a subsystem which is suciently
far away from any thermal sensors and thus show no reduction of temperatures.
Similarly, if two blocks are placed close together, heat dissipated from one block
may be indistinguishable from the heat dissipated by the other (Fig. 2.2). Hence,
thermal sensors have poor spatial resolution.
4) Estimation of actual power consumption from temperature values also suers
from errors due to variable thermal resistances in CMOS processes. As described
in [34], [35], conversion of temperature to power is resource intensive; yet, power
13
based dynamic optimization (even when the estimates come from temperature
sensors) outperforms temperature based management [36].
These reasons call for the development of built-in power sensors. However, mea-
suring power consumption is challenging. The challenges can be classied into two
categories: overhead and accuracy. To begin with, the Heisenberg Eect: it is im-
possible to measure anything without perturbing the system being measured. This is
because the measurement circuits must consume additional power in order to mea-
sure power. We must ensure that the circuits for measurement consume little power
compared with the system whose power is being measured. The measurement circuit
must not become a hotspot and trigger thermal events that can degrade performance.
The measurement circuit must also occupy negligible area. Accuracy is another type
of challenges. As power management techniques (such as power gating) are widely
adopted, the power consumption of a subsystem can change multiple times within
a microsecond. As a result, the measurement circuit must have fast response times.
Moreover, as devices become smaller, process variations become a major concern.
The measurement circuits must also be able to self-calibrate. Table 2.1 summarizes
the challenges. Due to these factors, few successful studies showing how to create low-
overhead high-accuracy power sensors have been reported and none of the proposed
solutions were integrated on to a single chip thus far.
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Table 2.1: Challenges in the design of built-in power sensors
Requirements Challenges
Low overhead
Power consumption of the sensor circuits
Area occupied by the sensors
Performance degradation due to measurement
Thermal eects due to the sensors
High accuracy
Fast response time to detect rapidly changing power consumption
Process variation tolerance
Tolerance to ambient conditions - temperature, noise, power supply
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3. IDEA OF A POWER SENSOR
Direct estimation of current requires either addition of a shunt resistance [28], [27] or
an expensive hall sensor [37]. As hall sensors have not been fully integrated onto a
silicon system, addition of a shunt resistance appears to be the only choice. However,
any additional resistance in the power path perturbs the system and changes the
power delivered to the system. To minimize this perturbance, there is a limit to the
amount and number of shunt resistances that can be added. As a result, block-level
power estimation for ne-grained power management becomes dicult.
Due to threshold voltage scaling, power gating has become a ubiquitous design
choice for digital, mixed signal and increasingly even in low-power analog designs [38].
As the sleep transistors operate in linear region during ON-state, they can be treated
as the shunt resistance required to obtain information regarding the load currents.
Moreover, the sleep transistor's resistance is already part of the system. Hence,
sampling the IR-drop to estimate power gives an inherently more accurate estimate
of power delivered to a system.
As sleep transistors are always sized to ensure that the virtual supply is within
tens of mV of the real supply rails, input dynamic range of such a sensor remains the
same across all levels of hierarchy. This enables easier replication of the sensor with
minimal redesign eort for ne-grained, block-wise power management.
Sensed voltage can be converted to a digital count using just an ADC for power
management. However, using an ADC would require a very resolution resulting in a
high power and area overhead. In addition, fast response times would require high
sampling rates in ADC resulting in increased power consumption in the sensor. In
order to overcome these challenges, the voltage signal is converted to time domain and
the signal can be interfaced with a power management unit using a Time-to-Digital
Converter (TDC) like a pulse counter.
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Fig. 3.1.: Desired output of the sensor with changing current.
Using an ADC would also result in a constant response time system unless the
sampling rate is dynamic, which would increase the overhead and complexity signif-
icantly. However, activity level in microprocessors and other SoCs is characterised
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by shorter durations of intense activity (peak power) and longer durations of low
activity (idle) periods. Therefore, battery powered systems (which have nite energy
to supply) see greater depletion in energy resources in times of peak activities and to
ensure continued uptime, faster response times are needed in times of these activities
whereas slower response times can be tolerated in times of low activity. Therefore, the
sensor is designed so that output pulse-rate or frequency of the sensor is proportional
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Fig. 3.2.: Fine-grain power management in time, showing greater savings [39].
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Fig. 3.3.: Fine-grained power management with per-core DVFS and power gating.
18
It is our aim to utilize these power sensors to demonstrate ne-grain power man-
agement in both temporal (Fig. 3.2(b)) and spatial (Fig. 3.3(b)) is possible as opposed
to the coarse-grain management (Fig. 3.2(a), Fig. 3.3(a)) in place today [39].
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4. TEMPERATURE CALIBRATED POWER SENSOR
4.1 Architecture

















Fig. 4.1.: Circuit schematic of the power and temperature sensor [42].
Fig. 4.1 shows schematic of such a power sensor that provides real-time on-chip
estimates [42]. IR-drop VDS is sensed through a source-follower (gain of Asf ), ampli-
ed and then converted into a current that is proportional to the load current by a
common-source FET with a transconductance of Gm. This current is used to charge
a capacitor (with a capacitance Ca). When the voltage at this capacitor reaches the
threshold voltage of a comparator (Vth;COM), the capacitor is reset via a delay chain
of inverters. By making the discharge time negligible compared to its charging time,
an inverse relationship is ensured between the time period of the voltage waveform
and the charging current, and by transition, between time period at capacitor and
the load current. A T-Flip op at the end of the delay chain converts this waveform
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into a square pulse waveform to be input to a reciprocal pulse counter. As the rate
of charging of the capacitor is proportional to load current, the rate of output pulses
is proportional to load current.
Iload = I0 +
2  Ca  Vth;COM  fout
Rsleep  Asf Gm = I0 +K  fout (4.1)
where Iload is the load current and I0 is a constant arising out of charging current at
non-zero load current, and fout is the frequency of output pulses From (2), it can
be seen that, although the output frequency is proportional to the load current, the
proportionality constants are susceptible to process and temperature variations. In
order, to obtain a power estimate tolerant to such variations, we integrate a two-
point calibration technique, a temperature sensor and a temperature tolerant voltage
comparator.












Fig. 4.2.: Schematic of the process and temperature tolerant comparator [42].
A process and temperature tolerant comparator-inverter (presented in [43]) which
is used to reset the capacitor(Ca) was incorporated into the design. As shown in
Fig. 4.2, this comparator inverter consists of two inverters with voltage controlled
resistances at the two supply nodes. One inverter stage acts as the master switch and
is fed by a resistor-divider voltage (set to Vdd/2). Its output controls the resistances
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of the four MOSFETs (R1-R4) between the inverters and the supply rails to provide
automatic feedback based on ambient conditions. The second slave inverter acts as the
actual comparator providing a threshold voltage tolerant to Voltage and temperature
variations. As an example, consider the case when this comparator was designed for a
threshold voltage of Vdd/2 at a nominal temperature. Due to temperature variations,
if the threshold voltage of this inverter rises to a value greater than Vdd/2, the input
to this switch (resistor-divider voltage) will be lower than the its threshold, hence
driving the output slightly higher. Due to increase in this voltage, the resistances
R3 and R4 increase, whereas R1 and R2 decrease (compared to nominal case). As
a result, the threshold of the inverter switch will be adjusted back, closer to Vdd/2
compensating for the initial variation due to ambient conditions.
4.1.3 Temperature Sensor
For calibrating the sensor to temperature variations, an estimate of chip temper-
ature is needed. The same sensor can also be used to estimate the temperature by
disconnecting the source follower to sleep transistor drain and instead connecting it to
a resistor-divider that provides a temperature tolerant voltage input to the sensor. As
the threshold voltages of MOSFETs vary linearly with temperature [44], the charg-
ing current in this mode of operation can be approximated to increase linearly with
temperature and thus, the time period of the output pulse shows a linear variation
with respect to temperature.
trise  Ca  Vth;COM  (Ic   kT )
I2c
(4.2)




The source follower M2 operating with very low Ib acts as a DC level shifter and
hence the eect of temperature on its gain Asf can be neglected.
For the PFET M3, its transconductance, gmp, is given by the following equation
gmp = p  Cox  W3
L3
 (Vgs   Vth;p) (4.3)
where p is the mobility of holes, Cox is the gate-oxide capacitance, W is the width, L
is the channel length, Vgs is the gate-to-source bias, and Vth;p is the threshold voltage
of the PFET. The on-resistance of the sleep transistor (M1), Rsleep, is given by
Rsleep = 1=(p  Cox  W1
L1
 j   Vdd   Vth;pj) (4.4)
Comparing (6) with slope-intercept form of a line gives y-intercept, I0, and a slope,




 W1  L3
W3  L1 
j   Vdd   Vth;pj
Vgs   Vth;p
=   j   Vdd   Vth;pj
Vgs   Vth;p (4.5)
where Gm is replaced by gmp in this equation as gmpRs << 1 and all the temperature
independent, process dependent parameters are grouped together in the term .
Dependence of K1 on temperature is approximated as follows
@K1
@T
=   @
@T
(
j   Vdd   Vth;pj




where  is a process dependent constant that will be calibrated out. From (4.5)-(4.6),
it is seen that the slope, K1, describing Iload vs. fout varies linearly with temperature








(Vgs   Vth;p)  (Ic + kT )
j   Vdd   Vth;pj (4.7)
When Iload is zero, the overdrive voltage of the common source PFET (M3), Vov, is
close to zero, hence I1 is expected to show a linear dependence on temperature similar
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to (4.2). By following the simplifying assumptions made in (4.6), dependence of I0
on temperature can thus be approximated to the rst order as follows:
@I0
@T
   (@Vth;p
@T
+ c1:k) (4.8)
where c1,  are process dependent constants. Therefore, like K1, I0 is also expected
to vary linearly with temperature. Thus, we rewrite (6) as following
Iload = K1(T )  fout + I0(T ) (4.9)
Given the chip temperature, T, the output frequency, fout, can be measured to esti-
mate the load current, Iload.
4.3 Calibration
Measure output frequencies
f1@ Ical , f2 @ 2·Ical
I=I0(tp)+K1(tp)·fout
Measure time period (tp1)






Evaluate K1(T)= a1+ b1·T and
I0(T)= a2 + b2·T
Evaluate T = a3 + b3·tp
Measure time period (tp2)
Measure output frequencies
f3@ Ical , f4 @ 2·Ical
Temperature 
sensor mode
Fig. 4.3.: Calibration ow-chart for the power and temperature sensor.
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Calibration algorithm is shown in Fig. refcal. The chip-temperature is a linear
function of output pulse-width. Hence, the equation relating temperature(T) as a
function of output pulse-width (tp) can be obtained by measuring output pulse-width
(tp1, tp2) at two dierent test temperatures (T1 and T2) as follows:
T = (T2   ( T2   T1
tp2   tp1 )  tp2) + (
T2   T1
tp2   tp1 )  tp
= a1 + b1  tp (4.10)
At each of these two test temperatures (Ti), output frequency is also measured in
power sensor mode at two dierent current loads (I1 and I2). Therefore, at each given
temperature, the slope K1 (at Ti) and intercept I0 at (Ti) for the linear equation
between Iload and fout are obtained.
As explained earlier, the slope (K1) and intercept (I0) also vary linearly with
temperature for small ranges in input voltage. Hence, following equations
K1 = a2 + b2  T (4.11)
and
I0 = a3 + b3  T (4.12)
are obtained where a1, b1, a2, b2, a3 and b3 are process dependent constants.
Thus, at any given ambient condition, the value of load current (Iload) is obtained
from measured quantities (tp and fout) as follows:
Iload = a2 + b2  (a3 + b3  tp) + (a1 + b1  (a3 + b3  tp))  fout (4.13)
4.4 Results
This sensor was designed in 45nm SOI process and occupied an on-chip area of
0.0196mm2 (Fig. 4.4). Monte-carlo simulations showed that in the presence of varia-
tions, the estimation error had a mean of 7.5% with a 3-smax of 15% (Fig. 4.5). With
a Vdd of 1.2V, this sensor was tested at various temperatures from 25oC to 85oC for
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Power sensor
Fig. 4.4.: Microphotograph of the sensor fabricated in 45nm SOI





















μ  = 7.49%
σ  = 2.78%
Fig. 4.5.: Monte-Carlo Simulations showing the estimation error under variations.
load currents ranging from 0 to 5mA (Fig. 4.6). For the given sleep transistor design,
a current load of 3mA corresponded to a VDS (or IR drop across sleep transistor) of
15mV. For proper functioning of the circuits under test, sleep transistors are typi-
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Fig. 4.6.: Measured Iload vs. fout at various temperatures in
oC [42].























 Estimation error within ±1.05oC
           Sensitivity = 0.1426ns/oC
                                    R2= 0.996




Fig. 4.7.: Measurement as a temperature sensor shows an accuracy of 1.05oC [42].
cally designed to conform to these values of IR-drops [45]. Hence, the power sensor
manages to have sucient dynamic range to monitor average power for most circuits.
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The sensor output was monitored by a reciprocal pulse counter implemented using
an FPGA running at 500 MHz.
The sensors output pulse width was lower than 54ns under test conditions. So,
theoretically, the highest achievable conversion speed would be as high as 18MHz.
However, in order to reduce the eect of supply noise and the eect of sampling rate,
the output is averaged over a window of 0.5s (2MHz). With a more accurate, high
resolution (50ps) on-chip frequency counter [46], response times better than 0.5s
can be achieved. The current overhead of this sensor is 100A at 1.2V Vdd.























Fig. 4.8.: Estimation errors for loads up to 4mA.
At all the test temperatures, the sensor output showed a linear response with load
current (Fig. 3). However, the accuracy of the sensor is limited by linearity in slope
(K1) and the intercept (I0). Current inaccuracy is estimated as a percentage of the
actual load current Hence, the target accuracy of the estimates being within 10%
of the load is limited to current values less than 3.3mA (Fig. 4.8).
In temperature sensor mode of operation, output time period is measured at
various temperatures from 22oC to 100oC where the sensor shows linear response
with R2>0.99. The estimation accuracy in this mode was within 1.05oC of the
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on-chip temperature, with a 3- error within 4.5oC. This accuracy is also sucient
for thermal management in microprocessors [33].
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5. VARIATION TOLERANT POWER SENSOR
Power sensor presented in [42] requires the knowledge of on-chip temperature for ac-
curate power estimates, necessitating a two-point temperature calibration. However,
even after calibration, power estimates were susceptible to aging and noise eects.
Dynamic range is also limited to a smaller range of input currents, which, although
sucient for average power values, cannot provide accurate estimates of power tran-
sients. On the other hand, methods described in [28] and [42] require an external
current source for calibration. In this chapter, we present a replica-sleep transistor-
based on-chip power sensor with a novel online calibration scheme which shows atleast
5x better resilience to aging eects, 10 better resilience to power supply noise and
achieves a wider dynamic range by 10, while improving the response time by 6.
5.1 Architecture
5.1.1 Sensor with Replica Structure
Fig. 5.1 shows the circuit schematic of the proposed power sensor which includes
a mechanism to sense PVT variations, supply noise and aging degradations. Basic
structure of the sensor reported in [42] is retained. Sleep transistors that are used for
power gating have a series ON-resistance of RON when active. A load current Iload
causes a proportional IR-drop, which is buered and then amplied by a transcon-
ductance stage of gain Gm. Resultant current, Ichg, is used to discharge a capacitor
Ca from Vdd. This node is monitored by an inverter, so that, when the voltage reaches
the inveter's threshold(Vt;inv), its output is ipped, which is carried through a delay
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line and then used to reset the capacitor to Vdd. The output from this delay line is
converted to a 50
Iload =
2  Ca  Vt;inv






where tpz is the zero error, measured as the output time-period at zero load current.
Thus, the output signal has a shorter time-period at higher current loads which can be
utilized to obtain a faster response time at a given accuracy, or an improved accuracy
with a given response time.
A replica branch is designed to duplicate the gain of the sensor and is used for
online calibration. Due to gain compression at larger inputs, systemic errors arising
out of calibration are reduced if the input to this replica branch is around mid-range.
As the eective input to the sensor is the IR-drop across the sleep transistor, reducing
the size of the replica sleep transistor also helps in achieving the same input with a
much smaller calibration current.
This circuit is replicated in a second branch with one change: The sleep transistor
is scaled down by a factor of "N" to reduce the area and power overhead of the sensor.
The ON-resistance of the series resistor in this path now equals NRON , therefore,
the current required to produce the same IR-drop as the main-branch is reduced by
Fig. 5.1.: Architecture of the power sensor
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N-times. The output timeperiod of this branch tpc is related to a calibration current
source used to load this branch Ical by the following equation:
Ical =
2  Cb  Vt;inv
N RON Gm  (
1
tpc
  1tpz ) (5.2)
where Cb is the capacitance which is periodically reset, tp1 is the zero current output
time period of the replica sensor and is related to tp0 as tpz0 =   tpz.
To ensure good matching with the primary branch, all components in the two
branches are designed in an interdigital, common-centroid layout. This replica branch
can also be used as a temperature sensor in addition to being used for online cali-
bration. As PVT variations, supply noise and aging in the two branches are highly
correlated, the ratio of their outputs is tolerant to such eects. Consequently, this
sensor can provide variation tolerant estimates of the load current without needing















This strategy of measuring current as a ratio of sensor outputs also eases the
constraints on the sensor's linearity, enabling a design with wider input dynamic range
and higher sensitivity. As noise suppression is vastly improved by online calibration,
good noise immunity is achieved even without averaging the sensor output over a long
time, improving the overall response time of the sensor. In addition to serving as a
means for calibration, the replica branch can also provide an added functionality as a
concurrent temperature sensor. When Ical is switched o from the replica branch, Ichg
depends on the threshold voltages of n and p channel transistors in the gain stages
of the sensor [42]. This relationship is approximately linear. As a result, the output
pulse rate at zero load, 1/tpz0, increases linearly with temperature.
5.1.2 Sub-threshold Current reference
A compact, low-power, aging-tolerant current reference, with low temperature co-

















Fig. 5.2.: Schematic of the calibration current source.
current reference circuits for the generation of a temperature-tolerant current source
have been presented [47], [48], [49], [50], [51]. Circuit presented in [49] generates a
voltage reference from two pnp BJTs and uses this reference to bias an n-MOS at
a Zero Temperature coecient (ZTC) operating point to obtain a reference current.
Due to emphasis on digital circuits, today's process technologies may only oer para-
sitic BJTs which have low current gain b and a wider base-to-emitter voltage spread
than those implemented in a BiCMOS processes. [47] uses BJTs to generate a ref-
erence current with a very low TC after trim, but trimming requires a total of six
measurements at three dierent temperatures. [50], [48] propose a resistor-less, CMOS
only reference circuit that attempts to cancel the variation of threshold voltage with
that of carrier mobiliy. However, with footprints in excess of 0.1mm2, such designs
increase system costs signicantly, as multiple instances of local reference currents
are preferred to reduce routing overheads.
Fig. 5.2 shows the schematic of an on-chip CMOS calibration current source which
overcomes these challenges. This current source consists of four branches biased in
weak-inversion, two of which generate a Complementary to Absolute Temperature
(CTAT) current, while the other two generate a Proportional to Absolute Tempera-
ture (PTAT)current. In both these pairs, the top three transistor pairs (Mp1-Mn2,
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Mp5- Mn6) are matched, so that the gate voltages of the bottom n-MOS transistor
pairs (Mn3-Mn4, Mn7-Mn8) are also matched. As these transistors are biased in
subthreshold region, we can write the following equation
VG   VS   Vth = nT  ln(W
L
 Id0) (5.4)
where n is the subthreshold slope factor, t is the thermal voltage, W, L are transistor
width and length and Id0 is a process dependent constant.
As the current in the two branches is matched, by eliminating VG of the two










where I is the current in each branch, Vta and Vtb are the threshold voltages and Cox;a
and Cox;b are the capacitances of the bottom n-MOS transistors.
In the section generating CTAT current, Mn3 is chosen to have higher than nom-
inal threshold voltage and a low-threshold voltage is chosen for Mn4. In the section
generating PTAT current, Mn7 and Mn8 are sized k:1 but have the same threshold








Therefore, a current source with a low Temperature Coecient (TC) can be obtained
by suitable scaling of k, R1 and R2. Although tolerant to variations in ambient
conditions, its nominal value may be susceptible to process variations. Therefore, one
measurement at any temperature is necessary to calibrate the sensor.
As the reference current is measured post-fabrication, its nominal value itself is not
as important as its temperature coecient. Temperature coecient of the reference
directly impacts the accuracy of the sensor as on-chip temperature is expected to vary
across a wide range of values. Measured results of the three samples showed a low
TC (<91ppmoC) Fig. 5.3, but signicant variance. Monte-carlo simulations were run
across 300 samples to estimate the variation in temperature coecient due to on-chip
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Fig. 5.3.: Measured reference current (-20oC to 120oC, 3 samples).
























Fig. 5.4.: Variation of TC with mismatch during monte-carlo simulations.
mismatches. Results shown in Fig. 5.4 show a mean of 224ppm/oC and a standard
deviation of 196ppm/oC. This distribution implies that for a 75% yield, maximum
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Fig. 5.6.: Monte-carlo simulations showing TC from -20oC to 120oC.
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Hence, a reference current design with smaller variation in TC is sought. Fig. 5.5
shows such a design where MN1, a high Vt and MN2, a low Vt n-FETs are sized 1:a
and biased in subthreshold. The transistors MP1 and MP2, are biased in saturation
by a single-stage opamp with a simple startup circuit. Reference current generated








As the number of matching elements is reduced from 22 in Fig. 5.2 (20 MOSFETs,
2 resistors) to just 5 in Fig. 5.5, the eect of mismatch is considerably reduced. This
can be seen in the Monte-Carlo simulations which show a much smaller spread in the
values of Temperature coecient as seen in Fig. 5.6. The opamp generated bias for p-
FETs (MP1,MP2) also improves the line regulation of this circuit to 1%/V (Fig. 5.7)
for a supply voltage ranging from 0.85V to 1.5V. However, the nominal value of the
reference current is still a strong function of the resistance R1 resulting in signicant
tolerances of the untrimmed current.














Fig. 5.7.: Line regulation of the current reference at three process corners.
Tab. 5.1 compares this current reference design with the state-of-the-art, stand-
alone reference circuits. We nd that with a 3-smaximum of 127 ppm/oC, this circuit
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oers a low temperature coecient reference current with good line-regulation and a
very small footprint for sensor calibration.
5.2 Calibration
Fig. 5.8.: Online calibration ow chart for replica based power sensor.
From Eq. (5.3), a variation tolerant estimate of Iload can be obtained if we can
calibrate the scaling ratio, N and know the value of the calibration current, Ical.
Calibration of this sensor comprises of two parts as shown in Fig. 5.8. One-time, post-
fabrication calibration involves estimating the eective scaling ratio 'N' by loading the
main branch with a scaled version of the reference current Ical. This current is scaled
up by a factor of  to ensure that the IR-drop due to this copy in the main branch
is large enough to reduce measurement and systematic (linearity) errors. As this
current source will be used only once, it does not contribute to the power overhead of
the sensor. Any gain mismatches between the two sensor branches are also absorbed
into the eective scaling ratio 'N'.
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With the Ical as a load to the primary branch and Ical as the load to the replica
branch of the sensor, output pulse rates (1/tp1, 1/tp2) are measured. In order to
correct for zero error, the output time-periods in the two branches at zero load current













  tp0 ) (5.8)
Thereafter, the value of Iload at any given condition is estimated as follows:



















Thus, a one-time, one-point calibration is sucient to achieve variation resilient cur-
rent estimates.
If the sensor needs to be operated as a temperature sensor, a simple, two-point












) + T1 (5.10)
where tp01 and tp02 are the output measures of the replica branch at zero load at two
dierent temperatures T1 and T2 respectively.
5.3 Non-Idealities
5.3.1 Mismatch
Two components of the mismatch need to be considered.
1. Mismatch within the current reference subcircuit and,
2. Mismatch between the two branches of the sensor.
Mismatches within the current reference circuit that lead to an increase in temper-













































Fig. 5.9.: Monte-carlo simulations to show the eect of sensor gain mismatch.
mismatch between the two branches of the sensor. As the sensor maps the input to
output linearly, Eq. (5.1) and Eq. (5.2) can be rewritten respectively as follows






where As is the net sensor gain, Fm and Fc are measured quantities from the main
branch and the replica branch respectively.
If mismatches in transconductance gain, capacitance, inverter threshold and on-









As the eective resistance ratio (N) is calibrated by Eq. (5.8), sensor gain mis-
matches are also absorbed into the same term thereby making rst-order gain mis-
matches irrelevant. However, at high input values, the sensor gain naturally undergoes
compression due to nonlinearities in Gm and RON . In order to estimate the eect of
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mismatch on these nonlinearities, Monte-Carlo simulations were run measuring the
outputs for midscale and full scale inputs. A ratio of these two outputs is ideally
expected to be 2, but, due to gain compression, it will be slightly less than 2. As
the input to replica branch falls closer to the mid-scale, whereas the main branch can
experience loads from 0 to full-scale, deviation of this ratio from '2' adds to a system-
atic errors at the two ends. Fig. 5.9 shows that under 3-smismatches,the minimum
value of this ratio is 1.9. Thus, gain compression limits the accuracy of the sensor
at full-scale to 95% (3-s), and 97.5% on average, which can be higher at lower load
currents.
5.3.2 Temperature Sensor
From Eq. (5.11) and Eq. (5.12) it is seen that even if the sensor gain of the main
branch, denoted by As varies with temperature, actual estimate Iload, which is a ratio
of the outputs of two branches is independant of As as follows
@Iload
@T





As Fm and Fc are measured quantities, and N is not expected to vary with tem-
perature, temperature coecient of the calibration current reference determines the
accuracy of the sensor subjected to temperature variations.
To study the eect of temperature on the zero-load output of the sensor, the IR-
drop across sleep transistor is assumed to be 0. Therefore, the voltage at the input
to Gm stage is Vdd  Vtn. Hence, as described in [42] the current at the output of the
Gm stage, Ichg varies with temperature as follows
@Ichg
@T
= c  @(Vdd   Vtn   Vtp)
@T
(5.15)
where c is a process dependant constant, Vtn and Vtp are the threshold voltages of p-
MOS and n-MOS transistors used in the Gm stage. As threshold voltages of transistors
vary linearly with temperature, Ichg can be approximated to increase linearly with
temperature. Therefore, the output pulse rate at zero-load current 1/tpz is expected
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to increase linearly with temperature providing an added functionality as an on-chip
temperature sensor.
5.3.3 Supply Voltage
As voltage scaling is a popular power management technique, the sensor needs to
be operate at a variety of DC voltage levels. In addition, due to switching activity in
the digital and mixed-signal domains, the shared power supply with such circuits is
quite noisy. The DC voltage level shift can be modelled as a variation in sensor gain








= N  Fm +F
Fc +F
(5.16)
As the two branches have same voltage supply, the eects of supply voltage variation
and of supply noise are fully correlated, signicantly improving the sensor's power
supply rejection.
5.3.4 Aging
Voltage and temperature stresses on devices act through various mechanisms such
as Bias Temperature Instability (BTI), Hot carrier Injection (HCI), Electromigration,
Time Dependent Dielectric Breakdown (TDDB) to reduce performance. This is typ-
ically seen as a shift in the threshold voltage in active devices [54]. Introduction
of high-k gate dielectrics and scaled voltages have assuaged the concerns regarding
TDDB and HCI respectively [55]. However, BTI related degradations are a signicant
concern. This mechanism is characterized by an increase in threshold voltage when
a device is biased in strong inversion with a small lateral electric eld (VDS  0) due




















(a) Error due to aging without calibration




















(b) Error due to aging with calibration
Fig. 5.10.: Eect of aging on sensor accuracy
HCI related degradation has a strong dependence on eld strength in the channel.
For devices of a given length, this is closely related to the drain-source voltage. BTI
related degradation is gate voltage depedent. Transistors providing the transconduc-
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tance gain in the sensor are biased in saturation and experience similar stresses. The
sleep transistor and its replica on the other hand have the same BTI stress (as gate
to source voltage of both transistors is either Vdd or 0), but due to dierent drain to
source voltage, undergo slightly dierent HCI stresses. If aging related degradation
is modelled as As;a1 and As;a2 for the two sensor branches, output in the presence
of aging degradations can be written as
Iload
Ical





The transistors in the current reference circuit are biased in subthreshold so that they
are subjected to very little stress compared to the other devices and hence variations
in Ical due to aging are minimal. Due to similarity of stress mechanisms As;a1 and
As;a2 are highly correlated. In addition, due to similarity of stress levels, their
values are also expected to be approximately equal. Fig. 5.10 shows that in the
presence of aging eects, the output pulse rate changes by as much as 5% for a given
load current within ten years of operation. However, due to replica-based online-
calibration, contribution of aging to estimation errors is reduced to less than 1% in
the same period of evaluation.
5.4 Results
This sensor was designed and fabricated in 130nm CMOS and occupied an active
area of 110m  90m as shown in Fig. 5.11. The output pulse-rate was measured
for current loads from 0 to 25mA at 13 temperatures from -23oC to 100oC for three
samples. The time period of the output pulse was averaged over four cycles to improve
estimation accuracy and as the longest time period of the output pulse is 20ns, a
current estimate is available within 80ns at all times. Fig. 5.12 shows that the pulse-
rate varies linearly with load currents with an R2 >0.99 at all 39 sample points. At
room temperature, the sensor was tested for inputs from 0 to 20mA in steps of 10A
and the output was found to be monotonic. This corresponds to a full-scale range of
about 11-bits. Fig. 5.13(a) and Fig. 5.13(b) show the equivalent DNL and INL of this
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Fig. 5.12.: Measured output of power sensor for loads up to 25mA (-23oC to 100oC).
sensor calculated from this measurement. It can be seen that INL<0.5LSB throughout
the range of inputs and DNL<3LSBs. A load current of 20mA is equivalent to an IR-
drop of 100mV across the sleep transistor (at room temperature) which is equivalent
to 10% of Vdd. For any given circuit block, the sleep transistors are designed such
































Fig. 5.13.: Measured INL and DNL at 23oC.
range for this sensor is from 0 to tens of millivolts, which allows it to be replicated
without redesign for blocks across the chip, saving signicant design eort. Fig. 5.14
shows that the average error in current estimation across 3 samples and 13 dierent
temperatures was less than 8.25% with a 3- error  15%.
Fig. 5.15 shows the eect of supply noise on estimation accuracy. Single tones of
varying amplitudes (10mV-100mV) were superimposed on the voltage supply. Out-






















Fig. 5.14.: Distribution of the estimation errors across 40 measurements.
(response time of the sensor), whichever is larger. The maximum deviation in output
frequency from the nominal value (without the tone) is reported as error percentage
in Fig. 5.15(a). Within this time window, the maximum deviation in the estimated
current from the nominal is reported as error in Fig. 5.15(b) and it is seen that due to
replica based calibration, the eect of supply noise on output estimate is suppressed
by at least 5.
Fig. 5.16 shows that the sensor can provide additional functionality as a tempera-
ture sensor, as 1/tp0 is varies linearly with temperature. After a two-point calibration,
temperature was estimated from the sensor output with an average error of 0.7oC
and a 3-s error3oC from  20oC to 120oC (Fig. 5.17).
5.5 Summary
Energy per Conversion is used as a gure-of-merit to compare the performance
of these sensors with other state-of-the art sensors used for power or thermal man-
agement. However, this does not account for the time taken to complete the back
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(a) Error without replica















(b) Error with replica
Fig. 5.15.: Eect of supply noise on sensor accuracy
annotation of measured parameters into a power estimate and consequently does not
show the system-level savings that are possible by utilizing such sensors. Hence, we
dene FOM2 on the basis of
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Fig. 5.16.: Linear variation of 1/tpz with tempearture (-20






















Fig. 5.17.: Distribution of mean and 3-sigma errors for temperature estimation
(a) Response time - from the moment an event took place, to the moment Power
Management Unit (PMU) is ready to initiate a response - For thermal sensors,
this time includes the time taken for dissipated power to be converted to heat
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(which is dependant on thermal resistances in a given technology) and the time
taken by the PMU to estimate power. Even if we do not include the (technology-
dependent) time taken to convert power to temperature, [34] suggests that in
order to estimate power accurately, it can take up to 1.5ms.
(b) Total power overhead - Ideally, it should include the power consumed in PMU.
However, as these values are not usually reported, we limit the overhead to
power consumed in the sensors.
(c) Inaccuracy - Inaccuracy in estimation can determine the condence in initiating
a response. However, most thermal sensors do not report how inaccuracy in
temperature estimate results in inaccuracy in power estimates. [34] reports an
average error of around 4% in power estimation based on a combination of
simulated models and thermal sensors. We use this value for calculating FOM
of all temperature sensors.
With these parameters, FOM2 is dened as
FOM2 = Inaccuracy Response Time Power overhead (5.18)
This gure of merit underlines the importance of response time as a faster response
time can lead to higher savings by being able to manage workload earlier at the
system-level. It can be seen from Table 5.2 that the presented power sensors outper-










































































































































































































































































































































































































































































































































































































































































Fig. 6.1.: Example showing slack reclamation to reduce energy.
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As dynamic power scales by V 2 f , reducing voltage and frequency together oers
cubic savings in power while only resulting in a linear order of slowdown. However,
as leakage power has now reached 50% of the total power consumption [11], slowing
down the processor does not guarantee a reduction in energy. On the other hand,
increasing the core frequency does not always result in a faster completion of the
task due to bottlenecks imposed by realistic memory bandwidths [59]. Hence, the
concept of cpu slack sets the upper bound on the energy savings possible for a given
application while minimizing throughput penalties. As seen in Fig. 6.1, slack refers to
the amount of time the cpu spends in an idle/wait state. Slack can appear at various
levels from system level slack (with no active tasks in the pipeline) to instruction-level
slack (when the cpu waits for memory access to complete) [60].
Energy aware task scheduling can be classied into static and dynamic schedul-
ing. If 'slack' information is available beforehand, a (static) scheduler can maximize
processor utilization while meeting deadlines [61], [62], [63]. In dynamic or real time
scheduling, task deadlines are known, but their workload characteristics and execution
times are unknown. "Phase" becomes an important variable to solve this dynamic
scheduling problem. Phase behavior of an application is characterized by the ratio
of (instruction level) slack to compute time bwhich is not only task dependent, but
more importantly, is also time varying [64]. Depending on the characteristics of the
tasks and the specic region during its execution, the task may either be cpu-bound
(b! 0) or memory bound (b! 1) .
Thus, a DVFS governor needs to make three important predictions in order to
decide the optimum V-F setting
Workload for the next interval
Time taken or delay to nish the given quantum of work at dierent V-F settings.
Energy consumed to complete the given quantum of work at dierent V-F settings.
Workload prediction - [65], [66] and [67] have previously researched phase pre-
diction by keeping track of historical phase values in a look-up table. But, these
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studies target power management in quanta of tens of milliseconds which is a coarse-
grained approach to power management. In ne grained power management, we
target scheduling quanta of <1ms. At this granularity, the size of lookup tables
needed to predict phase becomes prohibitively expensive. Therefore, we shall treat
the systems as memoryless and use a simple last value predictor, i.e workload in the
next time window is assumed to be equal to the workload in the present window.
Last-value predictor has been demonstrated to be just as eective as some other
phase predictors [68].
Delay estimation - Studies such as [69] and [70] build upon [64] in evaluating the
eects of realistic memory access by proposing the concept of 'stall cycles' or 'leading
loads'. The idea is that while compute time may scale with core frequency, the time
required to access data from memory depends entirely on the memory bandwidth.
Hence, stalled time can be treated as a constant latency. If tstall be the amount of
time a core is stalled during the current time window of Twin while running at Fcur,
the total time required to complete the same tasks at a dierent frequency Fnew is
given by
Tnew = Tstall + (Twin   Tstall)  Fnew
Fcur
+ TLat (6.1)
where TLat is the transition latency to go from one P-state to another.
Energy estimation- Governors based on stall cycles models and the advanced CRIT
models have been presented [71], [72]. However, all previous governors rely on the exis-
tence of a number of extensive hardware performance counters to estimate power. [73]
uses 12 HPCs to form an oine power model, While [74] and [75] use ve dierent
counters to estimate power for various frequencies. [65], [76] and [77] use training to
create statistical models based on "architectural signatures" which must be revali-
dated for newer architectures. In [71], the issue of estimating power accurately is
not addressed at all. The knowledge of static and dynamic power consumption at
each given interval is assumed to exist. [72] demonstrates green governors which can
optimize EDP or ED2P as required using, Instructions Executed/retired Per Cycle
as a proxy for dynamic power. However, observed R2 for IPC vs dynamic power was
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only 0.85 (for Intel architecture) and 0.67 for AMD architecture. Moreover, as the
static power is not accounted for, extensive calibration is needed to generate a lookup
table of static power values at all possible combinations of V-F. In addition, the eect
of temperature on static power consumption is completely ignored.
If the sensor presented in [53] is used instead of the aforementioned performance
counter, power can be estimated with an R2 of 0.99 and at any given conditions.
More importantly, the power estimates here include both static and dynamic power,
leading to a more accurate DVFS setting.
6.2 Algorithm
Algorithm 1 DVFS governor using proposed sensor
1: Every scheduling window
2: for rst 100 nanoseconds do
3: Clock gate
Read sensor outputs as Ps, Tthis
4: end for
5: Pd  Pout - Ps
6: Read stall time from the Idle counter
7: for all P-states do
8: Estimate Delaynext, Ps,next, Pd,next
Calculate M, metric to be optimized (EDP, PDP or ED2P)
9: if Mi <0.9 Mmin then






Our sensor provides values of (static + dynamic) power during the normal mode
of operation with a fast response time of <100ns. As static and dynamic power scale
dierently with V-F, in order to estimate power at a dierent V-F setting, we need to
know the breakdown of total power into its static and dynamic components. Pstatic
is measured by gating the system clock for a short period of time, equal to sensor
response time (~100ns) at the beginning of every scheduling window.
For scheduling intervals under consideration (<100ms), we can safely assume that
the temperature does not change appreciably [78]. Thus, static power measured in the
100ns window is used as the static power for the next time window. However, if the
RC constants in the future become small enough to aect the accuracy, static power
estimates can be updated using temperature readings from the available temperature
sensor according to the Eq. (1.5) [79]. It must be noted that by the virtue of being
updated every 100ms, that these estimates are more accurate than static lookup table
based estimates as used in [72].
Assuming that the workload in the next time window is equal to the workload in
current window, static and dynamic energies at P-state dierent from the current are
estimated as
Ps = (V=V c)
2  Ps;curr (6.2)
and dynamic Power Pdyn at other P-states is estimated as
Pd = Pd;curr  (V=V c)2  f=fc: (6.3)
where V, f, Ps and Pd are the voltage, frequency, static power and dynamic power at
a dierent P-state, and Vc, fc, Ps,curr, Pd,curr are the voltage, frequency, static power
and dynamic power in the current time window respectively.
To estimate idle time, stall cycle counters are still needed, and delay values at
other P-states are estimated from Eq. (6.1). Total power is estimated from Eq. (6.2)
and Eq. (6.3) to choose a P-state for the next interval that results in the optimum
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L1-D (32KB)L1-D (32KB)L1-D (32KB)L1-D (32KB)
Fig. 6.2.: Topology of the four-core processor modeled in this study.
A 4-core Nehalem based processor system as shown in Fig. 6.2 has been modeled
in Snipersim, an interval based simulator [80], which is fully integrated with McPAT
(Multicore Power, Area and Timing) modeling suite [81]. Power states that determine
the V-F table have been obtained from [82] as is shown in Tab. 6.1 Four controls are
considered for baseline
Static optimal For entire duration of the task one static V-F setting is used which
yields the lowest metric (PDP, EDP or ED2P)
Static-worstcase After running the simulation at all static V-F settings, the worst
V-F is chosen to highlight the potential loss if wrong V-F pair is chosen
Dynamic-optimal Given task is divided into regions of 10ms, and the best V-F
setting for each interval is chosen. This should represent the current theoretical
bound on savings, given the coarse grained optimization
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Hardware Performance Counters Instructions executed per cycle is used as a
proxy for power. i.e For EDP minimization, we use IPCdelaydelay minimiza-
tion.
All values are normalized as a percentage of the Static optimal case.
Table 6.1: P-states in a Nehalem processor [82]







Test-benches from SPLASH-2 benchmark suite are run with a pinned scheduler,
where a single thread is pinned to one core. Fig. 6.3 shows the normalized CPI
stacks for a section of the testbench, radix divided into compute, memory access
and synchronization branches. Figure. 6.4 shows the eect of grain-length on the
DVFS governor in this window. At a scheduling quantum of 1000ms, these phases
are missed completely by the scheduler, whereas at 100ms, the scheduler catches only
some phases. However, at 10ms, we can see that the scheduler reacts individually to
all the ne grained phase behavior exhibited by this workload.
However, it must be noted that using a nave last-value predictor comes with a
risk of toggling to a suboptimal V-F. If the phase change interval is comparable to
the scheduling interval while changing faster than the controller, the controller will
keep switching between wrong P-states for each interval. In Fig. 6.4, this behavior








































Fig. 6.3.: A section of the CPI stack during the execution of radix
to Fmax only to go back to Fmin. Hence, it is important to choose the right length of
scheduling window to avoid sub-optimal performance.
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6.4 Results
In order to quantify the eects of grain length on the DVFS governors, an EDP
optimization algorithm was run on all testbenches at three interval lengths 10ms,
100ms and 1ms. As the Nehalem processor is modeled with a transition latency of
2ms, using a ner window than 10ms did not make sense. As can be seen in Fig. 6.5, at
all points, power-sensor based DVFS outperformed the HPC based DVFS, sometimes
by upto 20%. Based on these results, a 100ms scheduling interval was chosen as an
optimum interval length for the given benchmarks while using last-value predictor.
Three dierent governors were implemented in this system -
1. EDP optimization
2. ED2P optimization and
3. PDP optimization
Fig. 6.6 shows the performance of our EDP minimizing governor vis-a-vis our
chosen controls. Only in the case of highly cpu-bound benchmarks like t, fmm
and ocean was the sensor unable to perform better than the dynamic optimal case.
This may have been due to an overestimation of static power at Fmin, based on the
static power at higher frequencies. As mentioned earlier, we predict static power in
a dierent P-state according to the Eq. 6.2 which leads to an overestimate, perhaps
because in treating the processor architecture as a blackbox, we did not explore the
details of the clock-gating implemented. This can easily be rectied by storing a
lookup table for static power in each of the P-states which is revalidated after regular
intervals or with the knowledge of how gating has been implemented which results in
a more accurate estimate of static power.
Fig. 6.7 and Fig. 6.8 show the corresponding energy and the time taken (delay) to
complete each of these tasks. All values are normalized to the static optimal case. It
was observed that utilization of power sensors can lead to a 15% improved EDP on
average compared to the same governor running on inputs from hardware performance
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counters. Using the wors1t case static P-state as the baseline, the improvement seen
was about 37% on average.
Fig. 6.9 shows the results from ED2P optimization governor run on the same
setup and Fig. 6.10 shows the results from PDP minimizing governors. In each case,
due to more accurate, power estimates, using a real power and temperature sensor


















































(c) Scheduling Interval of 10 us
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Fig. 6.10.: Comparison of PDP minimzing governor for various benchmarks.
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7. DYNAMIC THERMAL MANAGEMENT
7.1 Thermal Management Units
In order to ensure reliable operation in the face of rising power densities, extensive
eorts have been made in researching and formulating static as well as dynamic
techniques in thermal management over the years. Thermal management techniques
can be broadly grouped into
- Scheduling
- Voltage and Frequency Scaling and
- Activity migration
Scheduling algorithms have been proposed in [83], [84], [85] to reduce the
incidence of hotspots as well as thermal gradients. These algorithms use heuristics
to schedule tasks to various cores based on their heat signatures characterized by the
steady-state temperatures for execution of these tasks. Similarly, using the knowledge
of heat signatures of various tasks, combinations of dynamic voltage scaling, activity
migration and clock throttling are used to reduce the incidence of hotspots [86], [87].
[88] and [87] build regression models based on the observed temperature readings.
Generation of these models is compute-intensive taking as much as 300ms.
Voltage and Frequency scaling as a reactive and proactive method to reign in
heat dissipation has been explored in [89], [90], [91], [92]. However, DVFS to regulate
temperature results in signicant slowdowns [78] which can be avoided if the use of
DVFS is governed by the principle of slack reclamation. Hence, DVFS is better suited
to conserving energy.
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With the advent of many-core processors, activity migration as a means of
thermal management has become more attractive due to its small transition overheads





















































































Fig. 7.1.: Eect of step power input on temperature (Simulated).
Traditional dynamic thermal management schemes implementing core-hopping or
activity migration are scheduled at OS-level and at a coarse granularity of 10ms or
greater. These policies rely on accurate monitoring of core temperatures and exchange
of workloads between a hotter core and a cooler one. While the heating/cooling RC
time constants at die level typically lie between 1ms and 10ms, response times of
thermal sensors typically vary from hundreds of microsecond to a few milliseconds.
Therefore, ne-grained thermal management needs more information than is provided
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by thermal sensors alone. Moreover, as power dissipation leads the rise in temper-
ature, ability to predict future power consumption, and, thereby the future thermal
prole of a given core is hampered by reliance on thermal sensors alone. As a result,
activities that move from high recent activity to low current activity or vice versa will
not be properly accounted for.
[87] improves upon this naive algorithm and considers the history of core temper-
atures to build an online-learning based regression table. In [94], [95], steady-state
temperatures of applications are recorded and used to migrate tasks. In [88] assuming
stationary workloads, auto regression is used to estimate future temperatures. A dis-
tributed algorithm known as MATM is used to determine if exchange of tasks between
two cores is thermally ecient However, the conductance matrix requires validation
via extensive measurements. Thus, these algorithms rely on apriori knowledge and/or
extensive training and retraining of the models. A Power-based prediction algorithm
is suggested in [96] which utilizes fourier transform of the power trace to migrate
activity amongst various cores by calculating the zero-th moment of temperature
as a product of the thermal conductivity matrix and the Power trace. However, this
method is inapplicable if the characteristics of the workload (as captured in its fourier
transform) are unknown apriori.
In this study, we present a ne-grained predictive dynamic thread migration
(PDTM) based on the sensor presented in [53]. Although activity migration was
used to demonstrate the advantages of power sensor based predictive thermal man-
agement, the same information can also be used for other corrective actions such as
fetch or clock toggling or DVFS.
7.2 Algorithm
Heat-ow in a silicon system can be modeled as an RC mesh, where heat sources
act as current sources, conducting elements are characterized by their thermal resis-











Fig. 7.2.: A typical SoC with its thermal resistances and capacitances.





















Fig. 7.3.: Measurements showing the heating and cooling proles on silicon.
Analogous to electrical circuits, the temperature at each node exhibits an exponential
time constant, which has been found to be in the order of a few millisecond at die
level, and a few seconds at the heat sink (due to high thermal capacitance provided
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by the heatsink.) If multiple sources of heat are to be considered (as is the case on
a SoC), heat transfer theory gives the relationship between the power consumed and




= RT (t)  pU(t) (7.1)
where T(t) is the column temperature dierence vector = [T1-TA, T2-TA, . . . Tn-TA]
T
p is the column power vector = [p1 p2 . . . pn] C is the nn thermal capacitance matrix
and R is the nn thermal resistance matrix.
Converting this to a discrete time, dierence equation, this equation can be rewrit-
ten as
T [i+ 1] = G  P [i] + T [i] (7.2)
or
T [i] = G  P [i] (7.3)
where P[i] is the power vector for the i-th interval, T[i+1] is the column tempera-
ture vector at the end of ith interval, T[i] is the temperature vector at the beginning
of i-th interval so that, DT[i] refers to the change in temperature as a result of power
consumed during that interval. G is the combined matrix consisting of RC constants
for all pairs. This simplication holds true as long as the time intervals are small
enough to be able to approximate the continuous time system with dierence equa-
tions without signicant errors.
If DT[i] be the temperature dierence as a result of the power vector P[i] during
the ith interval, following equations hold
T [1] = G  P [1]
T [2] = G  P [2]
...
T [n] = G  P [n] (7.4)
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where the column vectors can be juxtaposed to form a nn matrices DTnxn =
[DT[1],DT[2] . . .DT[n]] and Pnxn= [P[1], P[2], . . . P[n]] and G can be obtained as G
=DTnxn  Pnxn-1
As presented in [53], our sensor can concurrently give estimates of temperature
and power. If there are 'n' sources of power dissipation, the rst 'n' time intervals are
used to "train" the system by evaluating G. Once the G-matrix has been evaluated,
the thermal controller takes over. We use a simple last-value predictor. i.e, power in
the next scheduling interval for each task (thread) is expected to be equal to power
consumed in the current interval. A sensor with fast response time is essential to keep
the thread migration overheads small (<2ms)
Even if G-matrix is known and the P-vector for next interval is predicted, assign-
ment of 'n' tasks to 'n' cores is an NP-hard problem for which a complete solution
is prohibitively expensive. The complete solution would involve an exhaustive search
of all permutations of P-vector to see which distribution yields the most even distri-
bution of temperature (least standard deviation amongst the 'n' core temperatures).
This algorithm has a complexity of O(n!n2) and is implemented as Alg. 2 as a control
to evaluate the theoretical upperbound of performance.
In order to implement a heuristic based algorithm with a much lower order of
complexity, we dene heat index vector as H= GP. This vector represents the con-
tribution to rise in temperatures due to power vector P. Values in 'H' are sorted in
descending order to be matched with cores sorted in ascending order of their tem-
peratures at the end of i-th interval. Calculation of heat index is O(n2) and sorting
can be achieved in O(nlogn). This heuristic based algorithm shown in Alg. 3 matches
hottest cores with tasks having the smallest heat index to achieve a more equitable
distribution of temperatures with a complexity of O(n2).
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Algorithm 2 Variation Minimizing Dynamic Thread Migration
1: Begin task
2: for rst 'n' iterations do
3: Read Ti(t) , Pi(t-1)
4: end for
5: Calculate Gn n
6: while tasks in pipeline do
7: Predict Pthreadi for i 2 (1...n) fIn this case Pthreadi(n)=Pthreadi(n-1) g
8: for all permutations of Pthread to the 'n' cores do
9: Tnextn  1  Gn  nPthreadn 1 + Tn  1
10: Find Core  Pthread such that DTnextmin
11: end for
12: end while
Algorithm 3 Predictive Dynamic Thread Migration
1: Begin task
2: for rst 'n' iterations do
3: Read Ti(t) , Pi(t-1)
4: end for
5: Calculate Gn n
6: while tasks in pipeline do
7: Predict Pthreadi for i 2 (1...n) fIn this case Pthreadi(n)=Pthreadi(n-1) g
8: Hn1  Pthreadi,n 1  Gn n
9: sort H *, sort Ti+
10: H(max) ! Ti(min)....
11: end while
7.3 System Architecture
In order to evaluate the proposed algorithm, power and temperature sensor pre-















































Fig. 7.4.: Block diagram of a single \CORE".
including an ALU, input/output registers and a 32-bit PRBS generator to simulate
the load characteristics of a microprocessor core as shown in Fig. 7.4.
Output from the sensor needs to be converted to a digital signal to be interfaced
with the thermal management unit. Hence, a Time-to-Digital Converter (TDC) with
high time resolution is needed. A counter clocked by a high-delity clock source
is highly tolerant to PVT variations, but the resolution achieved is 1/Ts where Ts
is the sampling period. At a clocking frequency of 2GHz, this yields a resolution
of just 500ps. Various Time-to-Digital Converter architectures have been presented
in [99], [100], [101] to achieve better resolution. [100] presents a TDC on the principle



















Fig. 7.5.: Block diagram of the 4-core SoC.
resolution equal to the dierence of these delays. However, this is prone to PVT
variations and needs extensive calibration. [99] presents a time dierence amplifying
comparators to achieve a resolution of 2.8ps, but occupies an active area of 1350mm2,
which is 10 the core area of the power sensor.
As a solution to achieving a high, PVT tolerant resolution at low overheads, we
implment a time-interleaved TDC as shown in Fig. 7.4(b). A DLL generates multiple
phases of the given clock signal and these phases are used to run a set of ne counters.
The set of ne counters is reset on the edge of phase 0 of each clock cycle, whereas
the coarse counters are reset on the edge of the event which is being measured. As
a result, all the counters are running at the same frequency Fclk, but a resolution of
1
(M F s) is achieved where M is the number of phases generated by the DLL. Multi-core
environment for testing thread migration consists of four such cores each with its own
dedicated integer-N PLL, a DLL and TDC as shown in Fig. 7.5.
7.4 Results
Shown in Fig. 7.6 is the block diagram of the test setup with an inset showing the
















Fig. 7.6.: Experimental setup of the system to evaluate ecacy of PDTM.
is 1.3mm1.4mm (with two dummy cores), which is limited by the number of pads.
This chip has been packaged in QFN with a thermal pad to aid in the heat dissipation.
However, no external heat sink is used. It is supplied by an external voltage regulator.
Due to a limitation on the number of pads, external test input vectors could not be
used. A PRBS input generator is therefore used instead. Power traces for various
benchmarks from the SPLASH2 benchmark suite were obtained by simulation in
McPAT and repeated until 0.5 second of real,silicon time elapses. These values are
quantized into eight frequency settings for the cores. As clock frequency is used as
an input, we are limited to utilizing an orthogonal thermal management technique in
this case is core-hopping. However, it must be noted that our sensor can be used to
perform DVFS or fetch toggling in a real system. The core-hopping algorithms are
implemented as a MATLAB code running on a laptop which communicates with the
processor via a FPGA.
Worst-case settling time for the PLL is less than 2ms which is higher than even a
conservative estimate of the transition penalty imposed due to activity migration [78].
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In order to keep this overhead small (<2%), the algorithm reassigns tasks in intervals
of 100ms or larger. We use three controls for the experiment
RTM Randomized thread migration
TTM Temperature based migration where tasks between hottest and coolest cores
are exchanged and so on
VMDTM The complete power sensor based solution for reducing spatial skews in
temperature
Each benchmark has its own distinct power and thermal signature, Hence, we nor-
malize all results (TTM, RTM, VMDTM and PDTM) to the case when the benchmark






























Fig. 7.7.: Incidence of hotspots in a system running RTM.
First set of experiments involved varying the activity reassignment interval- From
a minimum interval of 100ms, benchmarks were run for varying interval lengths up
to 10ms. In case of RTM, it is seen that the number of hotspots (with temperature































Fig. 7.8.: Incidence of hotspots in a system running TTM.
































































Fig. 7.10.: Incidence of Hotspots when running PDTM.
Fig. 7.9 and Fig. 7.10 show the hotspot count (normalized to NODTM) while
running VMDTM and PDTM for various scheduling intervals. The hotspot count de-
creases as the scheduling interval gets smaller. However, unlike with the temperature
based migration, power based task migration continues to show improvements even
at ne-grain lengths for task migration. This can be explained by the fact that RC
time constants for on-die heating/cooling was observed to be around 9ms (Fig. 7.3).
At <0.5ms, as temperature values do not change suciently, results of temperature
based migration approach that of randomized task migration. However, it must be
noted that power-based thread migration performs better than either at all grain-
lengths in most of the benchmarks. In addition, the sorting heuristic algorithm works
almost as well as the exhaustive search in all cases.
Fig. 7.11 shows the comparison of the best cases of TTM, RTM with a 1ms
migration interval for PDTM. It can be seen that PDTM reduces the incidence of
hotspots quite eectively. In order to investigate the eects of spatial thermal stress





























































RTM TTM VMDTM PDTM
Fig. 7.11.: Comparison of incidence of Hotspots.
can be seen that PDTM is more adept at reducing incidence of thermal stress than
















































) RTM TTM VMDTM PDTM





















































RTM TTM VMDTM PDTM

















































RTM TTM VMDTM PDTM
Fig. 7.14.: Comparison of incidence of thermal cycles.
Fig. 7.13 shows the peak temperatures in each cases averaged over 100ms intervals.
And an overall reduction of 5oC on average can be seen. Fig. 7.14 shows the incidence






































RTM TTM VMDTM PDTM
Fig. 7.15.: Average amplitude of thermal cycles.
the case of each benchmark. All results have been presented as a percentage of the
case with no activity migration. Therefore, PDTM has shown an average reduction
of 2.97oC standard deviation, 13.8oC in peak temperature, 82% in hotspot occurence,
and 70% in frequency of thermal cycling compared to TTM and paves the way for
ner-grained thermal management of the future.
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8. FUTURE OF POWER MANAGEMENT
With the advent of multi-core and many-core processors into mainstream comput-
ing, kernel level scheduling algorithms that implement core-stopping, thread-hopping,
global and local DVFS techniques to reduce the incidence of hot-spots and improve
reliability as well as improve throughput will become more popular [102]. As the
number of cores increases, a given core-temperature depends on chip-level heat dis-
sipation and cooling eects rather than just the local (core-level) heat dissipation.
As a result, reliability of thermal sensors for power management decreases. At the
same time, the number of computations required to back annotate temperature values
to local power dissipation increase with the number of sources of power dissipation,
which lead to higher power management overheads. Therefore, sensors that rely on
true power estimation such as the one presented here are essential in next-generation
computing.
Furthermore, there has been growing recognition of the need to dene eciency
of algorithms not just in terms of the orders of computational complexity, but also
in terms of energy eciency [103]. Power sensors with quick response times become
essential to validate not just the algorithms, but also in order to evaluate the validity
of such metrics. In addition, as testing becomes more complicated, sensors needed for
on-line testing after the chip has been packaged also become relevant. These sensors
enable the implementation of such online test and debug schemes due to the ready
availability of output readouts in the form of digital codes.
As more and more electronic systems are connected through networks, saving the
power in just one system regardless of its interactions with the other connected sys-
tems is insucient. As an example, most mobile systems (smartphones, tablets, and
laptops) are connected to the Internet through wireless networks. When a mobile
user watches streaming video, power is consumed on the mobile system, as well as
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Fig. 8.1.: Envisioned future of power management in a connected world.
wireless access points, network routers, servers, and storage. It is inadequate to sepa-
rate these connected systems and reduce their power consumption independently. A
recent paper [104] proposes the concept of End-to-End Energy Management, suggest-
ing the need to consider multiple connected systems as a whole for power reduction
(Fig. 8.1).
Real-time power sensors are essential components for realizing end-to-end energy
management because we are able to monitor the power dissipation of multiple systems
as they communicate through networks. Moreover, the premise of cloud computing
is the ability to autonomously migrate computing to meet performance requirements
and resource constraints. The information of real-time power consumption enables
researchers and engineers to dynamically adjust power management strategies across
systems to ensure better eciency. Thus, tomorrow's power management strategies
require coordination across layers and optimization involves a combination of algo-
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rithms at the network, software, kernel and hardware levels (Fig. 8.2). On-chip power
sensors that provide real-time power readings with minimal overheads are, therefore,
crucial in realizing this future.
Network
• Optimizing power from multiple sources on a network
• Power consumption of each node on the network is needed.
Software
• Task-based power management.
• Scheduling on workload predictions, user preferences.
Real-time 
• Distribute workload to avoid hotspots.
• Thread management, DVFS, Vdd stand-by etc.
Physical
• Critical interrupts from sensors.
• Reliability, battery power conservation etc.
Fig. 8.2.: Cross-layer coordination for smarter power management.
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9. CONTRIBUTIONS
Two on-chip power sensors with fast response times have been reported for the rst
time. Both the sensors can also be used as temperature sensors with same response
times which are faster than any others reported thus far. Low area and power over-
heads of these sensors enable replication at multiple levels on a chip for ne-grained
power management. A low area-overhead current sensor with low temperature coef-
cient has also been reported. Operating in weak-inversion, this sensor is inherently
more tolerant to aging related defects and allows for a PVT and aging tolerant power
estimate which paves the way for a smarter, ne-grained power management in both
spatial and temporal domains for high-density systems like microprocessors.
Power sensor was modeled into a four cour processor environment and a EDP
minimizing DVFS governor was demonstrated to have signicantly improvements
over hardware performance counters. This system was also used to demonstrated
improved performances of PDP and ED2P minimization governers.
A new algorithm was proposed using the readings from the proposed power sensor.
In order to demonstrate the ecacy of these sensors and the proposed algorithm, a
mulit-core system was fabricated in 45-nm SOI. Predictive thread migration signi-
cantly reduced the incidence of hotspots and thermal cycles, and also ensured a more
equitable distribution of power dissipation in a multi-core environment, which results
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